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Power Consumption of LDPC Decoders in Software
Radio
Chia-han Lee and Wayne Wolf
Abstract—LDPC code is a powerful error correcting code and
has been applied to many advanced communication systems. The
prosperity of software radio has motivated us to investigate the
implementation of LDPC decoders on processors. In this paper,
we estimate and compare complexity and power consumption of
LDPC decoding algorithms running on general purpose proces-
sors. Using the estimation results, we show two power control
schemes for software radio: SNR-based algorithm diversity and
joint transmit power and receiver energy management. Overall,
this paper discusses general concerns about using processors as
the software radio platform for the implementation of LDPC
decoders.
I. INTRODUCTION
Software radio is an advanced radio communication system
that can process any modulation scheme and coding scheme
at various frequency bands by means of as little hardware as
possible, processing the digitized signals in software. Since the
introduction by Mitola in the early 90’s [1], software radio has
become an active research paradigm. Software radio originated
from the global demand to develop a transceiver which can
easily switch between multiple standards and recognize differ-
ent signal types. For military purpose, a software radio system
can process heterogeneous signals transmitted from different
generations of equipments used by different troops [2]. More-
over, flexible radio avoids interception or jamming from the
enemy. As a consumer product, a software radio transceiver
serves as a universal cell phone when traveling around the
world. Some advanced communication architectures allow a
radio to be changed on-the-fly (frequency band, modulation
scheme, error correction, etc.) according to the radio environ-
ments [3]. Utilizing different kinds of modulation and multiple
frequency bands allows more efficient use of precious radio
spectrum [4]. As a result, software radio is getting more and
more important due to the world trend toward multi-standard
and multi-service communications. Traditional communication
systems use different hardware for different components of
a communication system. For example, computationally de-
manding tasks are implemented on application-specific inte-
grated circuits (ASIC) while less demanding ones are run
on digital signal processors (DSP). Accelerators are imple-
mented on ASIC or field-programmable gate array (FPGA),
and applications or controllers are usually run on DSPs or
microprocessors. In contrast to the traditional realization of
filtering and up- and down-conversion in analog domain, a
communication system realized in software requires almost all
the functions to be implemented on general purpose processors
(GPP) or digital signal processors. This is done by placing
analog-to-digital converter (ADC) as close as possible to the
antenna, ideally right after the low noise amplifier (LNA) and
bandpass filter (BPF). The remaining radio frequency (RF) and
intermediate frequency (IF) functions, such as channelization,
downconversion, synchronization, and filtering, are performed
in digital domain on general purpose processors [3]. Unfortu-
nately, performing high-frequency and high-data rate functions
in software requires significant amount of computation. Power
consumption and delay issues must therefore be investigated
and solved in a software radio system.
Error correcting coding is a critical part in today’s communi-
cation system. Nevertheless, the complexity of error correcting
codes is considerably high compared to other parts of the
communication system. Error correcting codes, therefore, must
be carefully inspected and designed in software radio scenario.
Advanced error correcting codes, such as low-density parity-
check (LDPC) codes, yield very good error correcting capabil-
ity but they are also hardware demanding and power hungry.
Understanding how LDPC codes perform on processor-based
software radio platform helps us find new directions and new
solutions for LDPC decoding.
Power is an important concern, especially in a software
radio system which uses general purpose processors as its
hardware platform. Unfortunately, no previous work has ever
focused on the comparison of energy/power consumption
of different LDPC decoding algorithms on general purpose
processors, although some did present the power consumption
analysis for their own decoder architecture [5]. That motivates
our work of analyzing decoding algorithms and proposing an
efficient methodology to estimate the power consumption. In
this paper, we will discuss several popular LDPC decoding
algorithms and their realization in software radio. However,
it is not our purpose to have a thorough comparison of all
decoding algorithms. Some of the newer decoding schemes
might not be included, but the analysis process can be easily
extended to apply to those algorithms too.
The organization of this paper is the following. Section II
gives an introduction to the LDPC codes. Decoding algorithms
are described, and their complexity and performance are com-
pared. Section III discusses concerns about implementation of
LDPC codes on processors, including algorithm simplification,
power consumption estimation, throughput estimation, and
cache behavior analysis. In Section IV, we introduce two
efficient power control schemes based on algorithm diversity
for software radio.
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Fig. 1. Mapping between a parity-check matrix and Tanner graph of a (8,
4) LDPC code.
II. LDPC CODES
A. Brief Introduction
An LDPC code is defined by its parity-check matrix H . As
revealed from its name, the parity-check matrix of an LDPC
code is ”low density”, which means only very few entries in
the matrix are nonzero. Not only does the parity-check matrix
define a LDPC code, but it also provides a convenient view
of iterative decoding process when mapped to Tanner graph.
Tanner graph [6] is a bipartite graph with variable nodes (or bit
nodes) on one side and check nodes on the other side. Each
of the variable nodes corresponds to a bit in the codeword,
and each of the check nodes sets one parity-check constraint
through the edges connecting variable and check nodes in a
Tanner graph. Variable nodes, check nodes, and edges in a
Tanner graph can be directly mapped to/from a parity-check
matrix. Every column in the parity-check matrix corresponds
to a variable node and every row maps to a check node. Each
entry in the parity-check matrix reveals whether there is an
edge between particular variable and check node pair. Fig. 1
shows an example of mapping from a parity-check matrix
to a Tanner graph. The Tanner graph clearly presents how
parity-check bits set constraints on information bits, so it is
widely used for describing the concept of iterative decoding
or message-passing algorithms.
B. Decoding of LDPC Codes
The decoding of LDPC codes uses iterative decoding and
is easy to understand with the help of Tanner graph. The idea
of iterative decoding is to pass messages between variable
and check nodes to update the information of the reliability
of received bits. What kind of messages needed to be passed
depends on which decoding algorithm is used. At variables
nodes, messages from channel bits and check nodes are
combined and then passed to check nodes. Similarly at check
nodes, messages from variable nodes are combined and then
passed back to variable nodes. When messages are passed
from variable nodes to check nodes and then back to variable
nodes again, it is called one iteration. The iterative process
is repeated until all bits corrupted by channel are corrected
(the decoded vector is a codeword, i.e. HTd = 0, where d is
the decoded vector) or a predetermined number of iteration is
reached. Iterative decoding of LDPC codes falls into two main
categories: belief propagation (BP)-based and bit-flipping(BF)-
based. The most well-known BP-based algorithms are sum-
product (SP) [7] [8] and its logarithm domain variant: log
sum-product (log-SP) [9] [10]. A significant portion of the
computation load in these two algorithms is on the tanh
function. A much simpler algorithm called min-sum (MS) [11]
and its modified version, modified min-sum (MMS) [12],
remove the need of this function such that the computation
burden can be alleviated. Bit-flipping-based algorithms, on the
other hand, are based on flipping the least unreliable bit after
each iteration. Weighted bit-flipping (WBF) [13] is a modified
version of the original bit-flipping algorithm proposed by Gal-
lager [14]. Modified weighted bit-flipping (MWBF) [15] and
the reliability ratio based weighted bit-flipping (RRWBF) [16]
[17] algorithms try to narrow the gap between bit-flipping and
sum-product algorithms by incorporating more information
into the bit-flipping decision step.
In the LDPC decoding algorithms, four major steps are in-
volved: initialization, check node update, variable node update,
and decision. The initialization step is executed only once. The
iteration is performed between the check node update step and
the variable node update step. The decision step is conducted
after the stopping criterion is satisfied. Before running the
decoding algorithm, the magnitude of the received bits are
converted to log-likelihood ratio (LLR) r.
r = log
Prob(y|x = 1)
Prob(y|x = −1) , (1)
where x’s are source bits and y’s are received bits. For
example, under Gaussian channel with noise variance σ and
BPSK modulation,
r =
2
σ2
y. (2)
In the next few subsections, we will introduce them one by
one.
C. Sum-Product and log-SP Algorithm
The first decoding algorithm is sum-product algorithm. The
four steps are described below.
Initialization:
αm,n = rn. (3)
Check node update:
βm,n = 2 tanh
−1
 ∏
n′∈N(m)\n
tanh
(αm,n
2
) ,
(4)
where (m,n) ∈ {(i, j)|Hi,j = 1} and N(m) is the
set of variable nodes that are connected to the mth
check node.
Variable node update:
αm,n = rn +
∑
m′∈M(n)\m
βm′,n, (5)
where (m,n) ∈ {(i, j)|Hi,j = 1} and M(n) is the
set of check nodes that are connected to the nth
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variable node.
Decision:
λn = rn +
∑
m∈M(n)
βm,n. (6)
bit =
{
1 if λn ≥ 0
−1 if λn < 0. (7)
Log-SP is a variant of the sum-product algorithm. It can be
derived by taking the logarithm of the sum-product algorithm.
The four steps are:
Initialization:
αm,n = sign(rn) log
(
tanh
( |rn|
2
))
. (8)
Check node update:
βm,n = − log
(
tanh
(α
2
)) ∏
n′∈N(m)\n
sign(αm,n′),
(9)
where
α =
∑
n′∈N(m)\n
|αm,n′ |, (10)
and (m,n) ∈ {(i, j)|Hi,j = 1}.
Variable node update:
αm,n = sign(λm,n) log
(
tanh
( |λm,n|
2
))
, (11)
where
λm,n = rn +
∑
m′∈M(n)\m
βm′,n, (12)
and (m,n) ∈ {(i, j)|Hi,j = 1}.
Decision:
λn = rn +
∑
m∈M(n)
βm,n. (13)
bit =
{
1 if λn ≥ 0
−1 if λn < 0. (14)
D. Min-Sum and Modified Min-Sum Algorithm
The min-sum and the modified min-sum take the following
formula.
Initialization:
αm,n = rn. (15)
Check node update:
βm,n = δ ·
∏
n′∈N(m)\n
sign(αm,n′) min
n′∈N(m)\n
|αm,n′ |,
(16)
where (m,n) ∈ {(i, j)|Hi,j = 1}. If δ is 1, it
is min-sum algorithm; otherwise, it is modified
min-sum algorithm.
Variable node update:
αm,n = rn +
∑
m′∈M(n)\m
βm′,n, (17)
where (m,n) ∈ {(i, j)|Hi,j = 1}.
Decision:
λn = rn +
∑
m∈M(n)
βm,n. (18)
bit =
{
1 if λn ≥ 0
−1 if λn < 0. (19)
E. WBF and MWBF Algorithm
BP-based algorithms yield excellent error-correcting
capability, but their decoding complexity is also high. BF-
based LDPC code decoding algorithms, such as WBF and
MWBF, are considered as a good trade-off between error-
correcting performance and decoding complexity compared
to BP-based decoding algorithms. Therefore, sometimes it
is more practical to use bit-flipping decoding for energy-
constrained mobile devices. The weighted bit-flipping and its
modified version take the following four steps for decoding
LDPC codes.
Initialization:
Let z¯ be the hard decision of r¯ and
rminm = min
n∈N(m)
|rn|. (20)
Check node update:
sm =
N∑
n=1
znHmn. (21)
Variable node update:
En =
∑
m∈M(n)
(2sm − 1)rminm − δ · |rn|. (22)
If δ = 0, it is WBF; otherwise, it is modified WBF.
Decision:
Flip the bit zn for
n = arg max
n
En. (23)
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F. RRWBF and IRRWBF Algorithm
Guo and Hanzo showed that the reliability ratio based
bit-flipping (RRWBF) algorithm performs best among existing
bit-flipping-based algorithms [16]. The RRWBF algorithm
is:
Initialization:
Let z¯ be the hard decision of r¯ and
rmaxm = max
n∈N(m)
|rn|, (24)
Rmn = β
|rn|
|rmaxm |
, (25)
where β is a normalization factor.
Check node update:
sm =
N∑
n=1
znHmn. (26)
Variable node update:
En =
∑
m∈M(n)
2sm − 1
Rmn
. (27)
Decision:
Flip the bit zn
n = arg max
n
En. (28)
The original RRWBF algorithm can be rewritten in a
form to significantly reduce the decoding time. This new
algorithm is called implementation-efficient reliability ratio
based bit-flipping algorithm (IRRWBF). The details of the
derivation can be found in Lee and Wolf’s paper [17].
Initialization:
Let z¯ be the hard decision of r¯ and
Tm =
∑
n∈N(m)
|rn|. (29)
Check node update:
sm =
N∑
n=1
znHmn. (30)
Variable node update:
En =
1
|rn|
∑
m∈N(m)
(2sm − 1)Tm. (31)
Decision:
Flip the bit zn for
n = arg max
n
En. (32)
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Fig. 2. Improvement of IRRWBF over RRWBF for some LDPC codes.
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Fig. 3. Error rate of a (155, 64) LDPC code under AWGN channel.
Fig. 2 shows the runtime comparison of the original
RRWBF and the IRRWBF algorithm [17]. It shows that
the IRRWBF runs much faster, especially when the iteration
number is small, which is the case in most situations.
G. Performance of LDPC Codes
To compare the error-rate performance of different decoding
algorithms, we chose the (155, 64) regular LDPC code con-
structed based on permutation matrices [18] as an example.
The stopping criterion for iteration is either HTd = 0 or 100
iterations is reached. The simulation results are shown in Fig. 3
for bit-error-rate (BER) performance [19]. AWGN channel is
assumed in this setup. SP and log-SP algorithms give best
error-correction for LDPC codes as expected. The performance
of MS is close to the SP algorithm, and the MMS algorithm
performs slightly better than the MS decoding. IRRWBF
algorithm performs best among BF-based algorithms, but it
is still not as good as BP-based algorithms.
H. Complexity of LDPC Codes
When implementing an LDPC decoder, the complexity is
important since it affects decoding rate and power consump-
tion. The complexity of different LDPC decoding algorithms
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TABLE I
LDPC DECODING COMPLEXITY OF VARIABLE NODES.
Function SP log-SP MS MMS 
WBF 
MWBF IRRWBF 
add cW  cW  cW  cW  − 1 cW  − 1 
sub cW  cW  cW  1(MWBF) 
- 
 
sign - cW  - - - 
log(tanh(x/2)) - cW  - - - 
change sign - - - cW  cW  
abs - - - i1 i1 
scale - - - 1(MWBF) - 
divide - - - - 1 
 
can be estimated in the following way. For a particular LDPC
code, the connection between variable and check nodes is
fixed. Therefore, we can divide the problem of LDPC decoder
implementation into two sub-problems: node processing and
node connection. What mainly makes the complexity of de-
coding algorithms different is how messages are processed at
nodes. Node connection, or the wiring, is almost the same
for all algorithms. In software implementation, in fact, there
is no node connection. As a result, to evaluate the difference
in complexity, we can simply concentrate on comparing logic
functions needed at check and variable nodes. Here we focus
on the comparison of regular LDPC codes, i.e., codes that
are generated by the parity-check matrix in which every row
or column has the same number of nonzero entries. Let Wc
denote column weight (number of nonzero entries per column)
and Wr denote row weight (number of nonzero entries per
row). Table I and Table II show the usage of logic functions
at variable and check nodes respectively for different decoding
algorithms. (Note that the decision steps of the sum-product,
log-SP, min-sum, and MMS algorithm are the same, and the
variable node steps of SP, MS, and MMS algorithm are the
same. In addition, the check node steps and the decision steps
of the WBF, MWBF, RRWBF, and IRRWBF algorithm are
the same.) Multiplication and division operations usually are
more complex than other operations, so it is expected that
SP algorithm has higher complexity and will consume more
power. Since most bit-flipping-based algorithms have simpler
operations, their complexity and power consumption should
be lower compared to SP, log-SP, MS and MMS algorithms.
Although only regular LDPC codes are considered here, the
decoding complexity of irregular LDPC codes can be derived
easily in the same way.
III. PROCESSORS AS SOFTWARE RADIO PLATFORM
Main concerns for the decoder implementation are perfor-
mance, complexity, and power consumption. The lower the
algorithm complexity, it is easier to finish before deadline
and it also consumes less power. Since processors consume
more power than ASIC and FPGA, the complexity and power
consumption are important issues. The power consumption
estimation for LDPC codes will be shown in part III-A and
part III-B.
Optimization of algorithm performance on a processor
is reflected in three aspects: algorithm itself, programming
TABLE II
LDPC DECODING COMPLEXITY OF CHECK NODES.
Function SP log-SP MS MMS 
WBF 
MWBF IRRWBF 
tanh(x/2) rW  - - - - 
multiply rW -1 - rW  (MMS) - - 
divide rW  - - - - 
2atanh rW  - - - - 
abs - rW  rW  - - 
sign - rW  rW  - - 
add - rW -1 - rW -1 
rW -1+ 
i( -1) rW
sub - rW  - - - 
xor - 2 -1 rW 2 -1 rW - - 
log(tanh(x/2)) - rW  - - - 
min - - rW  ( -2) rW
i( -1) rW - 
mux - - - rW  rW  
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Fig. 4. Power estimation methodology.
TABLE III
PROCESSOR CONFIGURATION FOR POWER ESTIMATION.
Clock rate Issue width Window size Number of registers Datapath 
600 MHz 4 16 32(virtual), 16(physical) 64 
 
tricks, and the processor configuration. The first step is to
transform the algorithm into its most efficient form for the
target platform. An example is the RRWBF and the IRRWBF
algorithm. These two algorithms are basically the same, but
their implementation complexity has significant difference. For
the programming part, commonly used programming tech-
niques, such as in-lining and loop unrolling, should be applied
regularly. As to the processor configuration, parameters such
as cache size and associativity, are critical to the performance
and power consumption. This will be shown in part III-D.
Specialized operation or instruction sets for processor can also
reduce runtime.
A. Power Consumption Estimation
The proposed power estimation framework is sketched in
Fig. 4. First of all, LDPC decoders are written in C. Instead
of running LDPC decoders on a real GPP and then measuring
their power consumption from the board, we use a power simu-
lator. The advantages of using a simulator are fast and flexible.
By changing parameters, a simulator can model various GPP
architectures. The simulator we use is Wattch [20], which
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Fig. 5. Total number of cycles for different decoding algorithms.
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Fig. 6. Power dissipation for different decoding algorithms.
is a framework for analyzing and optimizing microprocessor
power dissipation at the architecture-level. It claims to be 1000
times faster than the existing layout-level power estimation
tools and yet maintains accuracy within 10% of their estimates.
Instead of using Wattch to simulate the power consumption of
a computer architecture (as its original purpose), we feed our
LDPC decoder into Wattch as a benchmark running on the
specified GPP architecture with parameters shown in Table
III. Those parameters were set to reflect a real processor
architecture. We compare the power dissipation based on the
aggressive non-ideal (some fraction of power is still consumed
when a functional unit is disabled) conditional clocking pro-
vided by Wattch. The decoders written in C are complied using
GCC on a Solaris machine with level 2 optimization (-o2).
The detailed power consumption statistics for different
decoding algorithms are extracted from the Wattch reports.
During simulation, we set the iteration number to 100 for
all algorithms without using the early stopping criterion. This
gives us an estimate of power consumption per iteration when
we divide this value by the number of iteration, which is 100 in
our setting. The simulation results are shown in Fig. 5, Fig. 6,
Fig. 7, and Fig. 8. Fig. 5 shows total GPP cycles, Fig. 6 shows
dissipated power, Fig. 7 shows total energy consumption, and
Fig. 8 shows power per instruction for different decoding
algorithms, all with 100 iterations.
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Fig. 7. Energy consumption for different decoding algorithms.
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Fig. 8. Power per instruction for different decoding algorithms.
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Fig. 9. Breakdown of power dissipation for different decoding algorithms.
An interesting result is: although log-SP algorithm is pop-
ular than SP in hardware implementation [10], it is inefficient
in terms of energy consumption for decoders implemented
in software. The reason is that in hardware implementations,
log(tanh(x/2)) can be easily implemented using a lookup
table (since messages are quantized), so it would be advan-
tageous to have the extra log(tanh(x/2)) functions at the
variable nodes and the extra log(x) functions at the check
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Fig. 10. Breakdown of number of access for different decoding algorithms.
nodes to trade for multiplications and divisions. The software
implementation of log and tanh functions, however, takes
much longer time than multiplication operations, so log-SP
consumes more power. Writing a look-up-tables (LUT) in
the code is possible, but it will sacrifice the error-correction
performance due to quantization error unless the LUT is large.
MS and MMS algorithms remove the need of tanh(x/2)
and some adders or multipliers, resulting in a huge drop in both
GPP execution cycle count and total energy consumption. The
energy consumption of bit-flipping algorithms is only about
one-sixth of SP and one half of MS algorithms. Results from
Fig. 5 also suggest that if the decoding is delay-constrained,
bit-flipping-based algorithms are better candidates than BP-
based algorithms.
While energy consumption is related to battery lifetime,
power level is relevant to heating up the circuits. Fig. 6
shows that IRRWBF has the highest power dissipation, so it is
undesirable if chip cooling is an issue. The power consumption
of bit-flipping-based algorithms is larger than that of MS and
SP algorithms. To further investigate this, power dissipation
in each GPP hardware unit is compared in Fig. 9, and Fig. 10
shows the number of access to different processor functional
units. All these decoding algorithms dissipate almost the same
power in rename, branch prediction, load/store queue, register
files, and level-2 data cache units. However, bit-flipping-
based algorithms dissipate more power than other algorithms
in instruction window, instruction cache, level-1 data cache,
ALU, result bus, and clock units. Their cache miss rate is
lower since level-2 data cache is accessed less and level-1
data cache is accessed more. This infers that pipeline stall
resulted from cache miss penalty happens less. According to
the power model, units are disabled when not in use, so their
clock power consumption would be less (but nonzero due to
leakage) during the pipeline stall. That explains why the power
dissipation of WBF, MWBF, and IRRWBF is higher than SP
and log-SP algorithms.
B. Power Consumption Estimation with Stopping Criterion
Different decoding algorithms require different number of
iterations to successfully decode a codeword. Even for a par-
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Fig. 11. Average number of iterations required for decoding.
ticular decoding algorithm, iteration number varies depending
on the received bits. This makes the energy consumption
simulation for decoders with early stopping mechanism very
time-consuming if we try to feed thousands of blocks into
the Wattch simulator to make the results statistically right. To
give an idea of how much time it would cost, let us consider
the following case. It takes 80 seconds to simulate one block
with 10 iterations for SP algorithm. To get a statistically
accurate result, we need to simulate at least 1000 to 10000
blocks, and that will take one to ten days to finish only
one simulation for one SNR using one CPU unit. Then it
will take over one year to finish all the energy consumption
estimation presented here. Using a server with multiple CPUs
runs faster but is more expensive. That motivates the need of
an efficient method to estimate energy consumption when the
early stopping mechanism is applied.
The main idea of the proposed method is to gather the
statistics information through simulating the average number
of iterations needed to decode a LDPC code under different
SNR for different algorithms. The methodology is summarized
below, and the (155, 64) regular LDPC code is used as an
example.
• Step 1: Simulate the energy consumption of different
decoding algorithms using fixed number of iterations (say
100 iterations) and then normalize the results.
• Step 2: Simulate to get the average number of iterations
under different SNR for different algorithms (Fig. 11).
This step gets statistical results, and can be done in C or
Matlab.
• Step 3: Scale the power consumption by the iteration
number for different algorithms under different SNR to
get energy consumption versus SNR plot (Fig. 12).
The resulting plot in Fig. 12 shows the total energy con-
sumption when applying early stopping criterion. It basically
says: for higher SNR (> 2dB), MS and MMS are the best
algorithms in terms of power consumption. When SNR is
below 2dB, IRRWBF consumes less power.
C. Decoding Data Rate
Other than power consumption, decoding data rate is an
important metric of the algorithm performance. To calculate
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Fig. 12. Energy consumption for different decoding algorithms.
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Fig. 13. Decoding data rate using different decoding algorithms.
the decoding data rate, we use the following formula:
Decoding rate = Processor frequency/
(Cycle per iteration ∗ Iteration number)
∗Bit length ∗ (1− BER)
(33)
The decoding data rate depends on how fast a processor runs
(processor frequency), the algorithm complexity, and the error-
correcting performance (bit-error-rate). Cycle per iteration is
actually the normalization of Fig. 5. Iteration number is shown
in Fig. 11 and BER is shown in Fig. 3. If the processor
frequency is set to 600 MHz and the bit length of the LDPC
code is 64, we get the simulation results presented in Fig. 13. It
shows MS/MMS has higher decoding data rate, which means
it is more efficient to choose an algorithm with moderate
complexity and good enough performance, instead of the best
performance.
D. Cache
In order to understand how cache parameters play the role
in performance of the software radio implementation, we need
to turn to real processors. Tensilica provides customized con-
figurable processor, which allows us to choose the cache size,
cache associativity, floating point unit, and design instruction
set extension [21]. By using Tensilica’s development tools for
Xtensa processors [22], we are able to perform experiments
on how the cache affects the performance of a specific
implementation and then choose the best configuration.
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Fig. 14. Number of cache cycles for different cache configurations.
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Fig. 15. Cache area for different configurations.
We choose sum-product algorithm as the benchmark to
obtain cache cycles (Fig. 14) and cache area (Fig. 15) for
different configurations. In these two figures, icache means
instruction cache, dcache means data cache and fp means
floating point unit. “fp, icache 4 4k, dcache 1 1k” thus means
the floating point unit is activated, the instruction cache size is
4k bytes with 4-way associativity, and the data cache size is 1k
bytes with no associativity. In general, the larger the cache size
or the larger the cache associativity, the lower the cache miss
rate is. By increasing the cache size, the cache miss rate can
be lowered and the total cycle count can be reduced. Fig. 14
shows data cache miss is not a significant factor compared
to instruction cache miss so minimizing the instruction cache
cycle is more critical. The instruction cache cycle count can
become very small when we keep increasing the cache size
and associativity, but we have to pay the price of higher power
consumption and larger cache area (See Fig. 15). As a result,
choosing 4k bytes of instruction cache is good enough for the
performance. Choosing 8k bytes of instruction cache is wasted
and unnecessary for this algorithm on this platform.
IV. POWER CONTROL SCHEMES
The emergence of software radio concept leads people to
consider implementing decoders in software, and therefore,
the possibility of dynamically switching between different de-
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coding algorithms to adapt to the environments and channels.
This is termed algorithm diversity in some literatures [23] [24].
The concept is to select the algorithm which works most
efficiently under each circumstance. Efficiency could mean
having the best error-correcting ability with the constraints
in delay and power consumption. Therefore, if the battery
on a mobile device is dying, it would be pointless to use
power consuming decoding algorithms even they have good
error-correcting performance. Under this situation, the decoder
can trade performance for power consumption. In addition,
different standards specify different delay constraints. If using
a powerful but complex decoding algorithm cannot meet the
delay requirement, switching to a simpler decoding algorithm
with less error-correcting capability is desired. Existing de-
coding algorithms for LDPC codes have trade-offs between
bit-error-rate, delay, and power consumption, so it would be
a good example for algorithm diversity. In this section, we
will describe two power control schemes: SNR-based algo-
rithm diversity and joint transmit power and receiver energy
management.
A. SNR-Based Algorithm Diversity
Consider a mobile terminal (such as a cell phone) with
software radio capability. When it moves around, the channel
between the transmitter and the receiver is time-varying.
Suppose the signal-to-noise ratio is detectable at the receiver,
we propose a simple algorithm diversity control scheme. The
first step is to define an SNR-related performance metric,
such as power consumption or decoding rate. This proposed
algorithm is to choose the algorithm with the best performance
under current channel condition in terms of SNR. To illustrate
this scheme, we utilize the results presented in Fig. 12 and
Fig. 13. If we consider energy consumption as the performance
metric as in Fig. 12, this control scheme chooses IRRWBF if
SNR is between 1 dB and 2 dB, chooses modified min-sum if
SNR is between 2 dB and 3 dB, chooses min-sum algorithm
if SNR is between 3 dB and 4 dB, and again chooses MMS if
SNR is between 4 dB and 4.5 dB. If we consider the decoding
data rate as the metric (Fig. 13), this scheme chooses IRRWBF
when SNR falls between 1 dB and 2 dB, chooses MMS if SNR
falls between 2 dB and 3.5 dB, and then chooses min-sum
if SNR is between 3.5 dB and 4.5 dB. In this example, the
high data rate and low energy algorithm at each SNR happens
to be almost the same. If there is a conflict but one wants to
satisfy both criterion, a cost function must be defined to resolve
this problem. Since the results of Fig. 12 and Fig. 13 may
be different when implemented on a platform with different
processor parameters, these figures must be reproduced under
different scenarios.
B. Joint Transmit Power and Receiver Energy Management
The control scheme described in part IV-A only consid-
ers power consumption at the receiver. Here we propose a
joint transmit power and receiver energy management scheme
where transmitter and receiver work cooperatively when either
one of them needs to save power. This scheme is best
illustrated using Fig. 12. Suppose the current SNR is 1
dB. The best decoding algorithm which results in lowest
energy consumption is IRRWBF algorithm and the energy
consumption is about 0.1 joule. Assume that due to battery
concerns, this energy consumption is too high. According to
the graph, it is possible to achieve lower energy consumption,
but it must operates at another SNR point. Suppose the desired
energy consumption is 0.05 joule, then the SNR must be 2.5
dB and the modified min-sum algorithm should be used. SNR
tells us how much signal power needs to be generated at the
transmitter if the noise power is fixed. Which means we need
to increase the transmit power from 1 dB to 2.5 dB and the
receiver must choose the best algorithm (MMS algorithm in
this case) at that SNR regime. Similarly, if the transmitter
wants to save power, a lower SNR is assumed and the energy
consumption at the receiver will increase. A concern about
increasing transmit power is the interference to other users.
The interference problem can be alleviated using beamforming
or smart antenna [25]. Nevertheless, when saving the receiver
energy is the first priority, such as in some emergent situations,
the scheme should be applied even it will interfere with other
users.
V. CONCLUSIONS
Implementing LDPC codes on processors for software radio
is a challenging problem. In this paper, we have shown
and discussed various concerns such as complexity, power
consumption, and cache behaviors. In order to do that, we
proposed an efficient method to estimate power consumption.
A comparison of power consumption for different decoding
algorithms were shown in this paper.
Software radio has provided us the opportunity to ac-
complish new power management schemes using algorithm
diversity. Two schemes were proposed: SNR-based algorithm
diversity and joint transmit power and receiver energy man-
agement. By applying the power estimation results, we were
able to illustrate how these two new power control schemes
work.
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